Happy Independence Day!
Offices are closed Friday, July 4.
Courses
Start




Comment Showing 5 courses.
Course | Quarter Units | Fall | Winter | Spring | Summer |
---|---|---|---|---|---|
Digital Logic Design Using Verilog | 3.0 | Fall Flexible | Spring Flexible | ||
Advanced Verification with SystemVerilog OOP Testbench | 3.0 | Fall Live-Online | Winter Live-Online | Spring Flexible | Summer Live-Online |
High-Performance Computer Architecture | 3.0 | Winter Flexible | |||
AI for Autonomous Driving Systems: Concepts to FPGA | 3.0 | Winter Flexible | Summer Flexible | ||
SystemVerilog Assertions and Formal Verification | 3.0 | Winter Flexible | Summer Flexible |