Fall Hours • COVID-19 Update

The Silicon Valley Campus is open 4–9:30 p.m. on Monday–Friday and 8 a.m.–5 p.m. on Saturday.

All campus visitors must be vaccinated, wear a mask, & submit a COVID symptom check. Visit our COVID page for updates.

Course

SystemVerilog Assertions and Formal Verification | VLSI.X411


Technologies like machine learning, autonomous driving, IoT, and cloud computing are ushering a new era of chip design with innovative architectures and advanced process nodes. With billions of dollars at stake, the race to be first-to-market is putting new challenges on the chip design and verification community.

In this course, you will be introduced to SystemVerilog (1800-2017 IEEE standard), a unified hardware design, specification and verification language that is being rapidly adopted by chip designers and verification teams to boost productivity and ensure first-pass silicon success. While it’s based on Verilog and some extensions, the SystemVerilog language improvements include enhanced scheduling semantics, rich data types, interfaces with emphasis on assertions, and formal verification—all covered in this course.

You will also be introduced to SystemVerilog Assertion (SVA) concepts and syntax, using small examples and realistic design protocols. You will learn about immediate and concurrent assertions, their differences and use cases, and how to write assertions for formal verification. In the second part of the course covering formal verification theory, students will run the formal tool, debug a counter-example, and learn the refinement process.

This is a lab-based course giving you the opportunity to dive into key topics in detail—from language constructs to assertion coding guidelines that include practical examples of how to use assertions in verification. Students will also learn methodology choices and assertions in a formal context. The course provides hands-on exercises using assertions in simulation (VCS) and formal verification (VC-Formal).

Learning Outcomes:
At the conclusion of the course, you should be able to:

  • Understand SystemVerilog data types, interfaces and their use cases
  • Understand the role of Assertions in the verification process
  • Identify functional blocks appropriate for verifying using SystemVerilog assertions
  • Create an Assertion test plan based on specifications
  • Write assertions for the given design specs and run them in simulation
  • Run SystemVerilog assertions using formal verification tool and analyze results
  • Be familiar with Formal verification Apps use models and applications
Have a question about this course?
Speak to a student services representative.
Call (408) 861-3860
ENROLL EARLY!
  • Save your seat and help us confirm course scheduling. Enroll at least seven days before your course starts.
  • ACCESSING CANVAS—Learn more about accessing your course on Canvas in our FAQ section.
This course is related to the following programs:

Sections Open for Enrollment:

Open Sections and Schedule
Start / End Date Units Cost Instructor
01-05-2022 to 03-09-2022 3.0 $980

Mandar M Munishwar

Enroll

Schedule

Date: Start Time: End Time: Meeting Type: Location:
Wed, 01-05-2022 6:30 p.m. 9:30 p.m. Flexible SANTA CLARA / REMOTE
Wed, 01-12-2022 6:30 p.m. 9:30 p.m. Flexible SANTA CLARA / REMOTE
Wed, 01-19-2022 6:30 p.m. 9:30 p.m. Flexible SANTA CLARA / REMOTE
Wed, 01-26-2022 6:30 p.m. 9:30 p.m. Flexible SANTA CLARA / REMOTE
Wed, 02-02-2022 6:30 p.m. 9:30 p.m. Flexible SANTA CLARA / REMOTE
Wed, 02-09-2022 6:30 p.m. 9:30 p.m. Flexible SANTA CLARA / REMOTE
Wed, 02-16-2022 6:30 p.m. 9:30 p.m. Flexible SANTA CLARA / REMOTE
Wed, 02-23-2022 6:30 p.m. 9:30 p.m. Flexible SANTA CLARA / REMOTE
Wed, 03-02-2022 6:30 p.m. 9:30 p.m. Flexible SANTA CLARA / REMOTE
Wed, 03-09-2022 6:30 p.m. 9:30 p.m. Flexible SANTA CLARA / REMOTE