See our latest COVID updates.
Standard logic designs translate automatically and effectively to the world of field programmable logic devices. The course covers common methods based on design constraints used in most design software. You will learn design implementations such as clocking (which creates various clock frequencies from an external reference), including how to handle control and data signals migrating across different clock domains, how to manage clock jitter and debounce input asynchronous signals. You will also learn to manage ground bounce and control power dissipation, while including considerations for safety and security. Practical design examples include discussions of RAM, DSP blocks, basic fabric and A/D converters.
The course places an architectural focus on the Virtex-7, Artix and Kintex families, as well as the Zynq programmable system on a chip. In-class demonstrations and student design projects will feature the Xilinx Vivado Webpack design software. By the end of the course, you should be able to complete practical designs with Xilinx FPGAs and understand design and timing reports. The course includes a student project with design tools; real device implementation or programming is optional.
At the conclusion of the course, you should be able to
- Implement a practical design on Xilinx hardware
- Debug a design on Xilinx hardware
- Use the Xilinx Vivado tool
- Explain common Xilinx FPGA features and how to use them in the software tool
- Demonstrate a broader view of FPGA applications and an understanding of programmable products in the market
Skills Needed: Experience with logic design of digital systems or equivalent knowledge. Familiarity with Verilog design language.
- Save Your Seat
Help us confirm course scheduling. Enroll at least seven days before your course starts.
- Accessing Canvas
Learn more about gaining access to your course on Canvas in our FAQ section.
Accessibility and Accommodation
For accessibility questions or to request an accommodation, please visit Access for Students with Disabilities or email the Extension registrar.
Finance Your Education
Here are ways to pay for your education.
Sections Open for Enrollment:
|Date:||Start Time:||End Time:||Meeting Type:||Location:|
|Wed, 01-11-2023||6:00 p.m.||9:00 p.m.||Live-Online||REMOTE|
|Wed, 01-18-2023||6:00 p.m.||9:00 p.m.||Live-Online||REMOTE|
|Wed, 01-25-2023||6:00 p.m.||9:00 p.m.||Live-Online||REMOTE|
|Wed, 02-01-2023||6:00 p.m.||9:00 p.m.||Live-Online||REMOTE|
|Wed, 02-08-2023||6:00 p.m.||9:00 p.m.||Live-Online||REMOTE|
|Wed, 02-15-2023||6:00 p.m.||9:00 p.m.||Live-Online||REMOTE|
|Wed, 02-22-2023||6:00 p.m.||9:00 p.m.||Live-Online||REMOTE|
|Wed, 03-01-2023||6:00 p.m.||9:00 p.m.||Live-Online||REMOTE|
|Wed, 03-08-2023||6:00 p.m.||9:00 p.m.||Live-Online||REMOTE|
|Wed, 03-15-2023||6:00 p.m.||9:00 p.m.||Live-Online||REMOTE|