COVID-19 Update

Visit our COVID update page.

Introduction to VLSI and ASIC Design | VLSI.X403

Introduction to VLSI and ASIC Design | VLSI.X403

With shrinking process technologies, today's silicon chips are so complex that few engineers, designers, programmers, and managers fully understand every phase in the IC development cycle.

This unique course covers each step in developing an ASIC, explaining in an intuitive and visual manner such key concepts as transistor action, standard cells, RTL synthesis, meeting timing, functional coverage, formal equivalence, physical design, signal integrity, DFT and BIST, tape-out, IC fabrication, and emerging packaging trends.

Through hands-on quick tour labs students become familiar with the roles of synthesis, simulation, formal equivalence, and routing tools. The focus is on mostly-digital ASICs with multiple IP cores, low-power goals, and on-chip analog blocks. A preview of the latest technology, including nanosheets and gate-all-around transistors.

The course is intended for ASIC professionals, both experienced and entry-level who are seeking a more in-depth understanding of the chip development flow. Knowledge gained in this course will improve cross-functional communication with other team members and prepare students for more rigorous study in the ASIC or SoC field.

Learning Outcomes
At the conclusion of the course, you should be able to

  • Describe the overall design and verification flows for ASICs and FPGAs and identify the EDA tools used at each major stage.
  • Bring hardware engineers up to speed on the latest ASIC technology and methodology.
  • Respond appropriately to challenging VLSI ASIC and FPGA interview questions.
  • Describe the increasingly complex ASIC development flow.

Topics Include

  • Overview of ASIC architectures
  • Integration of IP cores: formats, deliverables, and watermarks
  • Overcome the verification bottleneck: embedded assertions, constrained random tests, equivalence checking and emulation
  • How on-chip firmware code interacts with the chip’s hardware
  • Create layout for tape-out: metal layers and vias, routing insights, noise avoidance, DFM issues, timing closure
  • Business practices with silicon foundries: sort, shuttles, corner lots
  • Comprehensive coverage of the chip design flow, from spec through tape-out to fabrication and packaging, equipping students for follow-on courses in RTL design, verification, DFT, and layout
Skills Needed:
  • General understanding of digital logic.
  • Lab exercises require some knowledge of Linux.
  • Have a question about this course?
    Speak to a student services representative.
    Call (408) 861-3860
    FAQ
    ENROLL EARLY!
    This course is related to the following programs:

    Sections Open for Enrollment:

    Open Sections and Schedule
    Start / End Date Quarter Units Cost Instructor
    04-25-2023 to 06-27-2023 3.0 $980

    Ibrahim Delibalta

    Enroll

    Final Date To Enroll: 04-25-2023

    Schedule

    Date: Start Time: End Time: Meeting Type: Location:
    Tue, 04-25-2023 6:30 p.m. 9:30 p.m. Live-Online REMOTE
    Tue, 05-02-2023 6:30 p.m. 9:30 p.m. Live-Online REMOTE
    Tue, 05-09-2023 6:30 p.m. 9:30 p.m. Live-Online REMOTE
    Tue, 05-16-2023 6:30 p.m. 9:30 p.m. Live-Online REMOTE
    Tue, 05-23-2023 6:30 p.m. 9:30 p.m. Live-Online REMOTE
    Tue, 05-30-2023 6:30 p.m. 9:30 p.m. Live-Online REMOTE
    Tue, 06-06-2023 6:30 p.m. 9:30 p.m. Live-Online REMOTE
    Tue, 06-13-2023 6:30 p.m. 9:30 p.m. Live-Online REMOTE
    Tue, 06-20-2023 6:30 p.m. 9:30 p.m. Live-Online REMOTE
    Tue, 06-27-2023 6:30 p.m. 9:30 p.m. Live-Online REMOTE