Visit our COVID update page.
After an overview of the ASIC physical design flow and synthesis, the course starts with floor planning and block pin assignment. It then covers placement and clock-tree synthesis, followed by routing, and post-route optimization. You will learn RC extraction, static timing analysis, and physical verification. Upon completion of this course, you will possess the essential knowledge and hands-on experience with the backend physical design flows, from a synthesized netlist all the way to layout completion for ASIC chip tapeout.
For the labs, the instructor will explain the tools used primarily for the placement and route part using IC Compiler (ICC). Other tools will be integrated within the flow but are available for students to practice on their own.
At the conclusion of the course, you should be able to
- Explain the terms and acronyms used in Physical Design
- Discuss the concept of Physical Design, ASIC design flow (RTL-to-GDS)
- Demonstrate the core features of IC Compiler which is used during the course
- Generate a GDS from an RTL design
Skills Needed: Basic knowledge of backend design flow. Hands-on experience with Linux/Unix will be required for lab exercises.
- Save Your Seat
Help us confirm course scheduling. Enroll at least seven days before your course starts.
- Accessing Canvas
Learn more about gaining access to your course on Canvas in our FAQ section.
Accessibility and Accommodation
For accessibility questions or to request an accommodation, please visit Access for Students with Disabilities or email the Extension registrar.
Finance Your Education
Here are ways to pay for your education.
Estimated Cost: $980
Course Availability Notification
Please use this form to be notified when this course is open for enrollment.