Digital Design with FPGA | EMBD.X401
Field-programmable gate array (FPGA) offers quick-turn, re-configurability, high density, high performance and low non-recurring engineering costs. To meet design requirements, designers must understand the FPGA fabric and how they affect the actual design of the logic functions. This course provides the knowledge and hands-on experience in designing digital logic blocks in FPGA.
The course covers the major FPGA architectures from Xilinx, introduces how to build designs in FPGA and presents specific designs of various digital blocks. Starting from combinational logic, look-up tables, carry chains, and multiplexers, students will learn to design arithmetic and comparator functions using FPGA and test them in action. The instructor then explains sequential flops, fast counters and shift register look-up. The course also explores the various embedded RAM, ROM and finite state machine designs using Xilinx architecture.
The course builds on the knowledge of digital Verilog designs and emphasizes the interaction of FPGA fabric on design without elaborating on FPGA applications. Students gain insight and experience with FPGA design. The course uses Xilinx parts as examples; topics covered are applicable to all major FPGA architectures.
At the conclusion of the course, you should be able to:
- Describe a solution to complex logic design problems and implement on a FPGA
- Discuss how to exploit FPGA architecture for a specific design problem
- Explain how to implement and test complex combinational logic, sequential logic, arithmetic circuit, memory, DSP and finite state machine exploiting a specific FPGA architecture
- Identify a poor performance design and improve its performance by exploiting the architecture of a particular FPGA
Note(s): This course requires the purchase of a development board ($150, not included in the course fee) and uses the vendor development kit to implement logic functions. Detailed board information will be provided at the first class meeting.
Skills Needed: Students must have Verilog coding experience to carry out design assignments. FPGA experience is not required.
Sections Open for Enrollment:
|Date:||Start Time:||End Time:||Meeting Type:||Location:|
|Thu, 07-08-2021||6:00 p.m.||9:00 p.m.||Live-Online||ONLINE|
|Thu, 07-15-2021||6:00 p.m.||9:00 p.m.||Live-Online||ONLINE|
|Thu, 07-22-2021||6:00 p.m.||9:00 p.m.||Live-Online||ONLINE|
|Thu, 07-29-2021||6:00 p.m.||9:00 p.m.||Live-Online||ONLINE|
|Thu, 08-05-2021||6:00 p.m.||9:00 p.m.||Live-Online||ONLINE|
|Thu, 08-12-2021||6:00 p.m.||9:00 p.m.||Live-Online||ONLINE|
|Thu, 08-19-2021||6:00 p.m.||9:00 p.m.||Live-Online||ONLINE|
|Thu, 08-26-2021||6:00 p.m.||9:00 p.m.||Live-Online||ONLINE|
|Thu, 09-02-2021||6:00 p.m.||9:00 p.m.||Live-Online||ONLINE|
|Thu, 09-09-2021||6:00 p.m.||9:00 p.m.||Live-Online||ONLINE|