Coronavirus (COVID-19) Update
Fall classes are offered remotely—either live-online with an instructor, entirely self-paced, or in a blended online format. Please check our coronavirus update page for our latest announcements.
Developing the Nanometer ASIC: From Spec to Silicon
At 32 nanometers and below, today's silicon chips are so complex that few engineers, designers, programmers, and managers fully understand every phase in the IC development cycle. This unique course covers each step in developing an ASIC, explaining in an intuitive and visual manner such key concepts as transistor action, standard cells, RTL synthesis, meeting timing, functional coverage, formal equivalence, physical design, signal integrity, DFT and BIST, tape-out, IC fabrication, and emerging packaging trends.
The course includes hands-on "quick tour" labs to familiarize students with the roles of synthesis, simulation, formal equivalence, and routing tools. The focus is on mostly-digital ASICs with multiple IP cores, low-power goals, and on-chip RF-CMOS /analog blocks. A preview of 22-nm technology - the trigate transistor - is included.
The course is intended for ASIC professionals, both experienced and entry-level who are seeking a more in-depth understanding of the chip development flow. Knowledge gained in this course will improve cross-functional communication with other team members and prepare students for more rigorous study in the ASIC or SoC field.
- Overview of ASIC architectures, including networking chips
- Integration of IP cores: formats, deliverables, watermarks, etc.
- Overcoming the verification bottleneck: embedded assertions, constrained random tests, equivalence checking and emulation
- How on-chip firmware code interacts with the chip’s hardware
- Creating layout for tape-out: metal layers and vias, routing insights, noise avoidance, DFM issues, timing closure
- How a taped-out design is fabricated onto a silicon die at 32 nm
- Doing business with silicon foundries: sort, shuttles, corner lots
- Comprehensive coverage of the chip design flow, from spec through tape-out to fabrication and packaging, equipping students for follow-on courses in RTL design, verification, DFT, and layout
Skills Needed: General understanding of digital logic. Lab exercises require some knowledge of Linux.
Course Availability Notification
Please use this form to be notified when this course is open for enrollment.
Ask us any questions you may have about this course.